working/support_big_and_little_endian/cpu0_verilog/cpu0.v has support both endian