Started SystemVerilog Code for FPGA

Started with an SPI slave module