Addressing: pipeline stage from Offsets to address adder.

Avoids the usual post-RAM critical path.
Added address translation for A/B/D.

Replaces existing TAP_AB delay_lines.
Wiring error on D address. Fixed.

Improved Fmax once fixed.