Rework clock domain crossing constraints, fix BUFGMUX timing propagation issue
Add SoC interface to fpga.v