Update ARCH_FLAGs and some old 64-bit related comments.

out-of-order superscalar x86 uses 1 cycle by instruction (except very rare case). Besides all architectures (including AMD too) gets different values, it is not a matter of modern CPU. In my opinion, it is impossible to manage the cost of instruction at compiler level. You can only count the instruction number/memory access/size of the instruction.