New top level component for synthesis added,
signals inverted and divided prior to vhdl generation where possible