Added beginning for DAC module

We should be careful about clk definitions. I used just the FPGA clk for
the DAC module because you have to wire only one clock to the DAC and I
think we will need a clock faster than the sck.