cache_ready issue fixed

One more issue I found while checking my dummy processor model -

After every read/write command, cache controller is making cache_ready
high again even though valid goes low. Probably it is sampling command
when cache_ready is high (which is not correct)  ?
Working

Invalidation and cache_ready issues fixed