allow processors for ME2/1,ME3/1 and ME4/1 to take SLHC input