CPU cache data valid change

CPU cache data valid high and wait to ready signal.