rtl/de0: clock has_run from PLL output.

Otherwise we have difficult to meet timing at high frequencies (the
input is driven from the PLL output clock).
config: remove hard coded clock frequencies.
sdram: update submodule.