Added VHDL Xilinx files.