Testbench and testdata for Decode.

Also: Make decode contain I register.
Compile both fpga and vpp target.
Add ClockGen.
Add RegisterFile with testbench and testdata.