USB frequency synchronisation improvement.

Use coarse tuning of the DFLL when fine tuning would go out of range.
Protection against glitchy reset in factory test.

More ADC cycles extend reset de-glitching time.
Reflash bootloader only when all tests pass.  For example,
we don't ruin flash if the supply voltage is too low.