Integrate Verilog and Graphviz code; generate graphs from Verilog modules