Test to veirfy funcitonality of the different states and completed signal worked after making it so the next state logic was not synced to the edge of the clock since that is what the next memory is for.  After fixing the clock, tests worked correctly.