Minor VL updates for SystemVerilog

  - Add support for SystemVerilog extensions to #(...) style parameter lists
    and some basic systests for these new constructs.

  - Enable support for unique, unique0, and priority case statements (with a
    warning that we don't implement the checks).