fix EOL
replace Verilog files with system_bd.tcl