Designed plate layers and circuit