testdyplodriver: Flash adder logic into FPGA before HDL tests

The dyplo hardware tests require the PR nodes to contain only "adder"
logic. Use partial reconfiguration to load the "adder" function into
the four PR blocks.