Simple Cache Design Implementation in VHDL