Switch to new board
Merge branch 'verilog' of https://github.com/SoftwareDefinedBuildings/edxcel into verilog

Conflicts:
	verilog/src/fe/fe_mulx.v
	verilog/src/ge/ge_add.v
	verilog/src/testbed/ge_add_tb.v