Can read & write from DDR RAM in atlys_ddr_test that's in verilog. The next plan is to put a VHDL wrapper around it and improve reading & writing capabilities.