[WIP] code generation refactor

This PR is based the llvmlite2 branch. My aim was to factor out the code generation machinery from the target context and into a separate facility. CUDA is probably broken as I don't have a device to test (yet).
reloc='pic' is invalid for jit.  This breaks linux 32-bit.  This line should be removed.