Final Verilog