new component to host a fifo in SDRAM. Only simulated, not tested on real hardware