Convert input DCM_SP instances to DCM_CLKGEN for lower jitter
More timing constraints
Generate 10 MHz ref out in logic
Remove extra DCM
Timing constraint updates
Update clock module testbench