Verilog generator is up-to-date now.
Merge pull request #1 from vasil-sd/master

Verilog generator is up-to-date now.