finally give up on my dignity and use the pll ramp, I&D method present in VirtualWire library. The input capture performs really weird. Now everything looks fine, only to see why CRC16 doesn't work.