rtl/memory: clear update_rd on load completion.

This is a fairly subtle bug:
  - perform a load whilst the CPU is running/stepping.
  - perform a cache operation with the debugger such as I$ invalidation.
  - the cache signals complete and the memory pipeline stage writes
    garbage to the last register.