A Simple Serial UART design in VHDL for an FPGA.