My VHDL piano design