Bug fixes for timers, added some wdt support for limit debounce.

- Typo in timer def,
- Handle 8 bit timers correctly,
- Don't skip TOP count in CTC mode
- added SREG for atomic bit operations
Restore changes made only for testing.
Merge pull request #441 from ashelly/edge-simfix

Fixes for simulator in alternate configurations.