change verifacation env for post fpga sim.
remove reconfig for pll.