Integrate pipeline registers to CPU schematic