Updated vhdl/verilog blog post