delay finished signal by one cycle in verifier circuit