Route all system clocks through a DCM. Update timing constraint per Xilinx's timing constraint guide. CPU still broken.