status reg/timed latch changes

status registers split into comms_status and dsp_status

timed latch changes to include 'armed' bit in status register to
help determine status. Build successful at 220 MHz