Use reference core cycles.
Disable host PMCs for preempt.
Let the front runner CPU run a bit.