clk-composite: actually return the best rate and not the best diff
use the grf syscon regmap to handle the pll lock status
remove second mapping
override the dummy150 for the timers with the actual cru clock
more rk3188 clock cleanups