Core: Use relative FPGA symlinks
Core: Enabling another QDC module seems to fix the EPT QDC readout, weird
Core: Adding tighter CB TDC window, untested and not in use yet
TAPS: New calibration ahead of beamtime