Created top-level Verilog module for the S-box test