Fix Xilinx optimisation issue in packetiser and

fixed the duty cycle on the output mux to make the delay after sending a packet much, much longer. Stop the x-engines swamping the PC.