SystemVerilog based verification of a network router switch on the lines of VMM