Move Verilog source around so that simulation files are separate from FPGA-files.
Write prototype usb (Digilent EPP) driver.