Added iVerilog simulation testbench and debug can node module with print statements