hdl/modules/*: add CE for each rate
modules/clock_driver/*: add Xilinx clock driver

Conflicts:
	hdl/modules/Manifest.py
	hdl/modules/position_nosysgen/position_nosysgen.vhd
modules/cic/strobe_gen.vhd: change strobe_gen to xlclockdriver