Added building blocks needed in the verilog generator...