generic Verilog modules for reuse...