A FPGA project. Seven segment display to NiosII soft core cpu.