debug verilog files, add results, add scripts, and add syn.v file