A Pipelined CPU design, Quartus platform, Verilog HDL