Verilog Simulation of CPU