Add: Special CFGR register that keeps the PLL as switched clock to prevent infinite loop at startup
Add: Include special CFGR for the RCC peripheral