Verilog tools