An controller for DDR2 on FPGA with vhdl, content testbeach and model.